


UNIVERSAL 4-BIT SHIFT REGISTER

The SN54/74LS195A is a high speed 4-Bit Shift Register offering typical shift frequencies of 39 MHz. It is useful for a wide variety of register and counting applications. It utilizes the Schottky diode clamped process to achieve high speeds and is fully compatible with all Motorola TTL products.

- Typical Shift Right Frequency of 39 MHz
- Asynchronous Master Reset
- J, K Inputs to First Stage
- Fully Synchronous Serial or Parallel Data Transfers
- Input Clamp Diodes Limit High Speed Termination Effects




NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

PIN NAMES	3	LOADING (Note a)		
		HIGH	LOW	
PE	Parallel Enable (Active LOW) Input	0.5 U.L.	0.25 U.L.	
P ₀ – P ₃	Parallel Data Inputs	0.5 U.L.	0.25 U.L.	
<u>J</u>	First Stage J (Active HIGH) Input	0.5 U.L.	0.25 U.L.	
К	First Stage K (Active LOW) Input	0.5 U.L.	0.25 U.L.	
CP	Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.	
MR	Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.	
<u>Q</u> 0 – Q3	Parallel Outputs (Note b)	10 U.L.	5 (2.5) U.L.	
Q ₃	Complementary Last Stage Output (Note b)	10 U.L.	5 (2.5) U.L.	

NOTES:


a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.

b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.



SN54/74LS195A

LOGIC DIAGRAM



FUNCTIONAL DESCRIPTION

The Logic Diagram and Truth Table indicate the functional characteristics of the LS195A 4-Bit Shift Register. The device is useful in a wide variety of shifting, counting and storage applications. It performs serial, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

The LS195A has two primary modes of operation, shift right $(Q_0 \rightarrow Q_1)$ and parallelload which are controlled by the state of the Parallel Enable (PE) input. When the PE input is HIGH, serial data enters the first flip-flop Q_0 via the J and K inputs and is shifted one bit in the direction $Q_0 \rightarrow Q_1 \rightarrow Q_2 \rightarrow Q_3$ following each LOW to HIGH clock transition. The JK inputs provide the flexibility of the JK type input for special applications, and the simple D type input for general applications by tying the two

pins together. When the PE input is LOW, the LS195A appears as four common clocked D flip-flops. The data on the parallel inputs P₀, P₁, P₂, P₃ is transferred to the respective Q₀, Q₁, Q₂, Q₃ outputs following the LOW to HIGH clock transition. Shift left operations (Q₃ \rightarrow Q₂) can be achieved by tying the Q_n Outputs to the P_{n-1} inputs and holding the PE input LOW.

All serial and parallel data transfers are synchronous, occurring after each LOW to HIGH clock transition. Since the LS195A utilizes edge-triggering, there is no restriction on the activity of the J, K, P_n and PE inputs for logic operation — except for the set-up and release time requirements.

A LOW on the asynchronous Master Reset (MR) input sets all Q outputs LOW, independent of any other input condition.

OPERATING MODES		I	IPUTS							
OPERATING MODES	MR	PE	J	к	Pn	Q ₀	Q ₁	Q ₂	Q3	Q ₃
Asynchronous Reset	L	Х	Х	Х	Х	L	L	L	L	Н
Shift, Set First Stage	н	h	h	h	Х	н	q0	91	q2	<u>q</u> 2
Shift, Reset First	н	h	1	1	Х	L	q0	91	92	<u>q</u> 2
Shift, Toggle First Stage	н	h	h	1	Х	90	90	91	92	<u>q</u> 2
Shift, Retain First Stage	н	h	I.	h	Х	q0	90	91	q 2	q2
Parallel Load	Н	I	Х	Х	Рn	PO	P1	P2	р 3	рз

MODE SELECT — TRUTH TABLE

L = LOW voltage levels

H = HIGH voltage levels

X = Don't Care

I = LOW voltage level one set-up time prior to the LOW to HIGH clock transition.

h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition.

 p_{n} (q_{n}) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

SN54/74LS195A

GUARANTEED OPERATING RANGES

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
т _А	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
ЮН	Output Current — High	54, 74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

	Parameter		Limits					
Symbol			Min	Тур	Max	Unit	Test Conditions	
VIH	Input HIGH Voltage	2.0			V	Guaranteed Input All Inputs	t HIGH Voltage for	
VIL		54			0.7	v	Guaranteed Input LOW Voltage for	
	Input LOW Voltage	74			0.8	v	All Inputs	
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	
VOH	Output HIGH Voltage 54 74	54	2.5	3.5		V	V_{CC} = MIN, I _{OH} = MAX, V_{IN} = V_{IH} or V_{IL} per Truth Table	
		74	2.7	3.5		V		
N/		54, 74		0.25	0.4	V	I _{OL} = 4.0 mA	V _{CC} = V _{CC} MIN, V _{IN} = V _{IL} or V _{IH}
V _{OL} Output LOW Voltage	Oulput LOW Voltage	74		0.35	0.5	V	I _{OL} = 8.0 mA	per Truth Table
I	Input HIGH Current				20	μΑ	V _{CC} = MAX, V _{IN}	= 2.7 V
lΗ					0.1	mA	V _{CC} = MAX, V _{IN}	= 7.0 V
۱L	Input LOW Current				-0.4	mA	V _{CC} = MAX, V _{IN}	= 0.4 V
I _{OS}	Short Circuit Current (Note 1)		-20		-100	mA	V _{CC} = MAX	
ICC	Power Supply Current			21	mA	V _{CC} = MAX		

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS (T_A = 25° C)

			Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
fMAX	Maximum Clock Frequency	30	39		MHz		
^t PLH ^t PHL	Propagation Delay, Clock to Output		14 17	22 26	ns	V _{CC} = 5.0 V C _L = 15 pF	
^t PHL	<u>Pro</u> pagation Delay, MR to Output		19	30	ns	υ_ το μ	

AC SETUP REQUIREMENTS (T_A = 25° C)

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tw	CP Clock Pulse Width	16			ns	
tW	MR Pulse Width	12			ns	
t _S	PE Setup Time	25			ns	
t _S	Data Setup Time	15			ns	$V_{CC} = 5.0 V$
t _{rec}	Recovery Time	25			ns	
t _{rel}	PE Release Time			10	ns	
t _h	Data Hold Time	0			ns	

SN54/74LS195A

DEFINITIONS OF TERMS

SETUP TIME(t_s) —is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) — is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued

recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.

AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.







Figure 1. Clock to Output Delays and Clock Pulse Width












Figure 4. Setup (t_S) and Hold (t_h) Time for PE Input